IndiaBIX

Electronics and Communication Engineering - Digital Electronics

Exercise : Digital Electronics - Section 4
21.
The modulus of counter in the given figure is
1
2
3
4
Answer: Option
Explanation:

Third clock pulse resets the counter to 00 state. Hence mod is 3.

22.
The input to a parity detector is 1001. The output is
0
1
0 or 1
indeterminate
Answer: Option
Explanation:

Since the number of 1 's is even, output is 0.

23.
A 4 bit modulo 16 ripple counter uses JK flip-flops. If the propagation delay of each FF is 50 ns. The max. clock frequency that can be used is equal to
20 MHz
10 MHz
5 MHz
4 MHz
Answer: Option
Explanation:

Propagation Delay for one FF is 50 nsec. For 4 FF = 50 x 4 = 200 nsec..

24.
As the number of flip flops are increased, the total propagation delay of
ripple counter increases but that of synchronous counter remains the same
both ripple and synchronous counters increase
both ripple and synchronous counters remain the same
ripple counter remains the same but that of synchronous counter increases
Answer: Option
Explanation:

In ripple counter the clock pulses are applied to one flip- flop only.

Hence as the number of flip-flops increases the delay increases.

In synchronous counter clock pulses to all flip-flops are applied simultaneously.

25.
In a 4 input OR gate, the total number of High outputs for the 16 input states are
16
15
14
13
Answer: Option
Explanation:

OR gate gives high output when one or more inputs are high.

Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers