Online Digital Electronics Test - Digital Electronics Test - Random

Instruction:

This is a FREE online test. Beware of scammers who ask for money to attend this test.
Total number of questions: 20.
Time allotted: 30 minutes.
Each question carries 1 mark; there are no negative marks.
DO NOT refresh the page.
All the best!

The given figure is most likely a ________.

decoder

counter

multiplexer

[#]

What is the circuit number of the IC that contains four two-input AND gates in standard TTL?

7402

7404

7408

7432

[#]

The NAND or NOR gates are referred to as "universal" gates because either:

can be found in almost all digital circuits

can be used to build all the other types of gates

are used in all countries of the world

were the first gates to be integrated

[#]

Which of the following describes the operation of a positive edge-triggered D flip-flop?

If both inputs are HIGH, the output will toggle.

The output will follow the input on the leading edge of the clock.

When both inputs are LOW, an invalid state exists.

The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.

[#]

The parallel outputs of a counter circuit represent the:

parallel data word

clock frequency

counter modulus

clock count

[#]

What part of a Flash memory architecture manages all chip functions?

I/O pins

floating-gate MOSFET

command code

program verify code

[#]

In general, the ________ have the smallest bit size and the ________ have the largest.

EEPROMs, Flash

SRAM, mask ROM

mask ROM, SRAM

DRAM, PROM

[#]

The most widespread application of ROMs is in the storage of data and program codes that must be available on power-down in the microprocessor-based systems. These data and program codes are called firmware because they are firmly stored in hardware.

True

False

[#]

RAM stands for Readily Accessible Memory.

True

False

[#]

10.

The memory operation that stores data into a memory location after entering a new address is called ________.

a read cycle

a write cycle

a refresh cycle

chip select

[#]

11.

A GAL22V10 ________.

has up to 32 inputs and 10 outputs

is a type of SPLD

has 10 inputs and 22 outputs

is downloadable from the manufacturer's Web site

[#]

12.

Chip designers are always trying to increase the clock speed.

True

False

[#]

13.

In VHDL, local signals are declared in the VARIABLE section, which is placed between the SUBDESIGN section and the logic section.

True

False

[#]

14.

Refer to the figure given below. The logic function generator being implemented with the multiplexer in this circuit produces a constant LOW on the output. The ABC inputs are checked and appear to be pulsing; also, the 0–7 and EN inputs are checked with the scope and all appear to be at 0 V. A check with the DMM confirms that power is on. What is the problem, and what should be done to correct it?

The output is shorted to V_cc; replace the IC.

The scope's vertical input is in the AC mode and the common connection for the 0,2,3 and 5 inputs is bad. Set the scope's vertical input mode to DC, and repair the bad solder connection.

Power has not been applied to the circuit; apply power.

The output is shorted to ground; replace the IC.

[#]

15.

A device that selects one of several inputs to be placed on the output is a multiplexer.

True

False

[#]

16.

What is one advantage to using a parallel-encoded (flash) ADC?

less expensive

very fast conversion

less complicated circuit

[#]

17.

Two principal advantages of the dual-slope ADC are its:

high speed and low cost.

high sensitivity to noise and low cost.

low sensitivity to noise and high speed.

low sensitivity to noise and low cost.

[#]

18.

What is the output voltage V_out for the given circuit if the input voltage changes to 0 V?

+12 V

+15 V

+3 V

0 V

[#]

19.

Look up the propagation delay from the clock to the output for the 7476. Are the HIGH-to-LOW and LOW-to-HIGH propagation delays the same?

yes

no, t_PLH = 25 ns, t_PHL = 40 ns

no, t_PLH = 40 ns, t_PHL = 25 ns

no, t_PHL = 25 ns, t_PLH = 40 ns

[#]

20.

Is the propagation delay from the clock to the output for the 7476 the same as the delay from the set or reset to the output?

yes

[#]

Quick links

Quantitative Aptitude

Verbal (English)

Reasoning

Programming

Interview

Placement Papers

Online Digital Electronics Test - Digital Electronics Test - Random

Marks : 2/20

Test Review : View answers and explanation for this test.

Current Affairs

Interview Questions

Group Discussions