Electronics - Field Effect Transistors (FET) - Discussion

Discussion Forum : Field Effect Transistors (FET) - General Questions (Q.No. 7)
7.
In the constant-current region, how will the IDS change in an n-channel JFET?
As VGS decreases ID decreases.
As VGS increases ID increases.
As VGS decreases ID remains constant.
As VGS increases ID remains constant.
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Discussion:
13 comments Page 1 of 2.

Smurtza said:   6 years ago
*N-type JFET is operated with VGS<=0; (i.e., reverse gate to source).
* VGS controls ID.

When VGS=0, IDSS=maximum current.
Assuming, initially, VGS=0;

Option A:

Now if we decrease VGS (more negative), then ID decreases; (Option A is correct only if we are given assumption " Assuming, initially, VGS=0;". Note, A and B are giving same meaning if this assumption is not considered.)

Option B:

Increasing VGS(greater than 0), will not increase current as N-channel JFET requires negative VGS for its operation (and thus for to be in constant current region for any VGS.)
Option C and D cannot be correct as VGS controls ID. In constant-current region, current is constant wrt VDS and not VGS.
(1)

Mohan said:   8 years ago
Option D is correct.

In according to the JFET graph,

1.Linear region
2.Pinch off region
3.Cutt off region

1.Linear region - Gate source voltage increases the drain current also increases.
2.Pinch off region - In which gate-source voltage, the drain current become zero the voltage is known as pinch off.
3.Cutt off region - After the pinch-off region the gate is not dependent the gate-source voltage.

AR ABHINAV said:   1 decade ago
This is simple explanation that depends on the depletion region, as Vgs increases, it tend to increase the depletion region. As the depletion region decreases it tends to allow less electrons flow through the channel, as the number of electrons flowing through the channel decreases then current also decreases.

Sainath said:   1 decade ago
As Vgs (reverse bias voltage gate to source) increases Id decreases because increase in Vgs causes to increase the depletion region and reduce the effective width of the channel so Id will decreases. And if we made Vgs positive Id will remain constant for n channel JFET.

Ramesh ren said:   1 decade ago
As the drain to source voltage is increased this depletion region also widens narrowing down the channel at point both the regions touch pinching off the channel, the drain current increases linearly at first but after pinch off voltage it becomes constant.

Pankky said:   8 years ago
Answer is correct because characteristic plot between Id and Vds so that according to this if Vds increases then id remains constant.

But here if we want to decrease the current Id then Vgs will be decreased.

Raviteja S said:   1 decade ago
When Vgs increases like 0v, 1v, 2v... Id also increases. According to the graph that we plot Id vs Vds as a function of Vgs.

Abdul said:   1 decade ago
The correct option is D. Because constant current region means saturation region, so as Vgs increases Id remains constant.

Viswajith said:   1 decade ago
Yes as VGS decreases ID decreases but also when VGS increases ID remains constant so I think option D is also correct.

Vardaman said:   9 years ago
In n channel vgs is negative if vgs increase in more -ve I'd decrease. But vgs decrease I'd automatically increase.


Post your comments here:

Your comments will be displayed after verification.