IndiaBIX

Digital Electronics - Flip-Flops

Exercise : Flip-Flops - Filling the Blanks
36.
The ________ is the time interval immediately following the active transition of the clock signal.
hold time
setup time
over-time
hang-time
Answer: Option
Explanation:
No answer description is available. Let's discuss.
37.
A gated S-R flip-flop is in the hold condition whenever ________.
the Gate Enable is HIGH
the Gate Enable is LOW
the S and R inputs are both LOW
the Gate Enable is HIGH and the S and R inputs are both LOW
Answer: Option
Explanation:
No answer description is available. Let's discuss.
38.
The toggle mode is the mode in which a(n) ________ changes states for each clock pulse.
logic level
flip-flop
edge-detector circuit
toggle detector
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers