IndiaBIX

Digital Electronics - Flip-Flops

Exercise : Flip-Flops - True or False
1.
A gated S-R flip-flop goes into the SET condition when S is HIGH, R is LOW, and EN is HIGH.
True
False
Answer: Option
Explanation:
No answer description is available. Let's discuss.
2.
VHDL does require a special designation for an output with a feedback.
True
False
Answer: Option
Explanation:
No answer description is available. Let's discuss.
3.
A negative edge-triggered flip-flop will accept inputs only when the clock is LOW.
True
False
Answer: Option
Explanation:
No answer description is available. Let's discuss.
4.
The term CLEAR always means that .
True
False
Answer: Option
Explanation:
No answer description is available. Let's discuss.
5.
PRESET and CLEAR inputs are normally synchronous.
True
False
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers