Digital Electronics - Flip-Flops - Discussion
Discussion Forum : Flip-Flops - Filling the Blanks (Q.No. 32)
32.
The point(s) on this timing diagram where the Q output of a D latch will be HIGH is/are ________.
Discussion:
1 comments Page 1 of 1.
Sahana said:
1 decade ago
D is edge triggered. So only at the positive edge of the clock o/p changes.
Post your comments here:
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers