IndiaBIX

Digital Electronics - Flip-Flops

Exercise : Flip-Flops - General Questions
76.
An active-HIGH input S-R latch has a 1 on the S input and a 0 on the R input. What state is the latch in?
Answer: Option
Explanation:
No answer description is available. Let's discuss.
77.
If both inputs of an S-R flip-flop are LOW, what will happen when the clock goes high?
No change will occur in the output.
An invalid state will exist.
The output will toggle.
The output will reset.
Answer: Option
Explanation:
No answer description is available. Let's discuss.
78.
Four J-K flip-flops are cascaded with their J-K inputs tied HIGH. If the input frequency (fin) to the first flip-flop is 32 kHz, the output frequency (fout) is ________.
1 kHz
2 kHz
4 kHz
16 kHz
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers