Electronics - Flip-Flops and Timers - Discussion
Discussion Forum : Flip-Flops and Timers - General Questions (Q.No. 1)
1.
Which of the following is correct for a gated D-type flip-flop?
Discussion:
6 comments Page 1 of 1.
VINEET PANDYA said:
10 years ago
Why on the earth is everybody thinking about clock? Of course the clock must be high that the D-f/f is working.
Now, D-f/f is also called TRANSPARENT FLIP FLOP. Since it gives the same value in the output as in the input.
[input=D, output=Q].
D=0, Q=0.
D=1, Q=1.
This is the condition of option(A).
Now read (A) option carefully:
"The Q output is either SET(1) or RESET(0) as soon as the D input goes HIGH(1) or LOW(0)".
Now, D-f/f is also called TRANSPARENT FLIP FLOP. Since it gives the same value in the output as in the input.
[input=D, output=Q].
D=0, Q=0.
D=1, Q=1.
This is the condition of option(A).
Now read (A) option carefully:
"The Q output is either SET(1) or RESET(0) as soon as the D input goes HIGH(1) or LOW(0)".
Karuppasamy kpk said:
1 decade ago
Option 'A' is correct,
In D flip flop, when the clock is high then the out depends on the input otherwise reminds previous output.
In a state of clock high, when D is high the output Q also high, if D is '0' then output also zero.
Option B is the state of T flip flop.
Option C is wrong becoz D flip flop have a single input.
Option D also wrong bcoz D filp flop hav a single i/p
In D flip flop, when the clock is high then the out depends on the input otherwise reminds previous output.
In a state of clock high, when D is high the output Q also high, if D is '0' then output also zero.
Option B is the state of T flip flop.
Option C is wrong becoz D flip flop have a single input.
Option D also wrong bcoz D filp flop hav a single i/p
Kalyan said:
1 decade ago
Output of the D flip flop changes only at the falling edge of the clock.
What is said by karuppasamy is wrong.
D is high or low the output is only responded at falling edge of clock.
You can also refer animation in play-hookey website. The explanation was nice.
What is said by karuppasamy is wrong.
D is high or low the output is only responded at falling edge of clock.
You can also refer animation in play-hookey website. The explanation was nice.
Vihari said:
1 decade ago
In the above question they have not mention of active low or active high flip flop. So we generally considered as the active high clock means the circuit operate on rise edge of the clock.
Priyanka said:
1 decade ago
In D flip-flop output changes as per input set or reset and it is independent of clock.
Vimal said:
1 decade ago
Clock should be active.
Post your comments here:
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers