Electronics and Communication Engineering - Digital Electronics - Discussion

13. 

In a 4 bit parallel in parallel out shift register A = 1, B = 1, C = 0, D = 1. The data output after 3 clock pulses is

[A]. 1101
[B]. 1001
[C]. 0101
[D]. 0001

Answer: Option A

Explanation:

No answer description available for this question.

Post your comments here:

Name *:

Email   : (optional)

» Your comments will be displayed only after manual approval.