Digital Electronics - Flip-Flops - Discussion

Discussion Forum : Flip-Flops - General Questions (Q.No. 32)
32.
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.
SET
RESET
clear
invalid
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Discussion:
6 comments Page 1 of 1.

Kavya said:   1 decade ago
In the question he asked about latch not flip-flop. So latch means may be it made with nand gates or nor gates. He didn't mention the type of gates. Based on gates used for latch the answer will change.
(1)

Pradyumn said:   1 decade ago
First at s=0, r=1 so flip flop is at reset condition.

Then at s=0, r=0 flip flop no change.

So it remains in reset.
(2)

Lnj said:   1 decade ago
s=0r=0 nand flipflop no change
s=1r=0 than q=0 (reset) it is because when both i/p of nand high then op low
(1)

Vijay said:   1 decade ago
For this answer to be right the "latch" used in this problem must be made by using NOR gate.

Nvn said:   10 years ago
It told latch and in latch the input are S(bar) and R(bar).

So the input are inverse.

Anvi pandiya said:   9 years ago
S R Q(n + 1)
0 1 0
0 0 Q(n) [the present state is zero].

Post your comments here:

Your comments will be displayed after verification.