Digital Electronics - Digital System Projects Using HDL - Discussion

Discussion Forum : Digital System Projects Using HDL - Filling the Blanks (Q.No. 28)
28.
In the digital clock project, a 60 pps input is transformed into a 1 pps timing signal. The block is called ________.
a BCD counter
a MOD-60 counter
frequency divider
frequency prescaling
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Discussion:
Be the first person to comment on this question !

Post your comments here:

Your comments will be displayed after verification.