# Digital Electronics - Digital System Projects Using HDL

Exercise : Digital System Projects Using HDL - General Questions
1.
In a frequency counter, what happens at high frequencies when the sampling interval is too long?
The counter works fine.
The counter undercounts the frequency.
The measurement is less precise.
The counter overflows.
Answer: Option
Explanation:
No answer description is available. Let's discuss.

2.
In the digital clock project, when does the PM indicator go high?
Never
Going from 11:59:59 to 12:00:00
Going from 12:59:59 to 01:00:00
On the falling edge of the clock after enable goes high
Answer: Option
Explanation:
No answer description is available. Let's discuss.

3.
How is the output frequency related to the sampling interval of a frequency counter?
Directly with the sampling interval
Inversely with the sampling interval
More precision with longer sampling interval
Less precision with longer sampling interval
Answer: Option
Explanation:
No answer description is available. Let's discuss.

4.
In an HDL application of a stepper motor, after an up/down counter is built what is done next?
Build the sequencer
Test it on a simulator
Test the decoder
Design an intermediate integer variable
Answer: Option
Explanation:
No answer description is available. Let's discuss.

5.
In a digital clock application, the basic frequency must be divided down to:
1 Hz.
60 Hz.
100 Hz.
1000 Hz.
Answer: Option
Explanation:
No answer description is available. Let's discuss.