Digital Electronics - Digital System Projects Using HDL - Discussion

Discussion Forum : Digital System Projects Using HDL - General Questions (Q.No. 22)
22.
In the frequency counter, when is the new count stored in the display register?
After disabling the counter
When the count buffer is full
After the sample interval is set
When the timing and control block has put it there
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Discussion:
Be the first person to comment on this question !

Post your comments here:

Your comments will be displayed after verification.