Electronics - Sequential Logic Circuits - Discussion

Discussion Forum : Sequential Logic Circuits - Filling the Blanks (Q.No. 1)

Sequential Logic Circuits

Synchronous construction reduces the delay time of a counter to the delay of __________.

all flip-flops and gates

a single flip-flop and a gate

all flip-flops and gates after a 3 count

a single gate

Answer: Option

Explanation:

No answer description is available. Let's discuss.

Discussion:

Be the first person to comment on this question !

Post your comments here:

Quick links

Quantitative Aptitude

Verbal (English)

Reasoning

Programming

Interview

Placement Papers