IndiaBIX

Electronics - Sequential Logic Circuits

Exercise : Sequential Logic Circuits - Filling the Blanks
1.
Synchronous construction reduces the delay time of a counter to the delay of __________.
all flip-flops and gates
a single flip-flop and a gate
all flip-flops and gates after a 3 count
a single gate
Answer: Option
Explanation:
No answer description is available. Let's discuss.
2.
A 4-bit PISO shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse.
right, one
right, two
left, one
left, three
Answer: Option
Explanation:
No answer description is available. Let's discuss.
3.
To operate correctly, starting a ring counter requires __________.
clearing one flip-flop and presetting all the others
clearing all the flip-flops
presetting one flip-flop and clearing all the others
presetting all the flip-flops
Answer: Option
Explanation:
No answer description is available. Let's discuss.
4.
In order to use a shift register as a counter, ________.
the register's serial input is the counter input and the serial output is the counter output
the parallel inputs provide the input signal and the output signal is taken from the serial data output
a serial-in, serial-out register must be used
the serial output of the register is connected back to the serial input of the register
Answer: Option
Explanation:
No answer description is available. Let's discuss.
5.
A sequence of equally spaced timing pulses may be easily generated by a(n) __________.
ring counter
johnson counter
binary up counter
ripple counter
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers