Electronics and Communication Engineering - Networks Analysis and Synthesis

36.
An RLC series circuit is excited by a step voltage E. The initial current through L is i (0-). In the s domain circuit the element L will be replaced by
an impedance sL.
an impedance sL in series with current source i(0)
an impedance sL in series with a voltage source
an impedance sL in series with a voltage source Li(0-1).
Answer: Option
Explanation:
No answer description is available. Let's discuss.

37.
In drawing phasor diagrams, RMS values are used.
True
False
Answer: Option
Explanation:
No answer description is available. Let's discuss.

38.
If two networks are connected in parallel then equivalent y parameter of both is
[y] = [ya] [yb]
[y] = [ya] + [yb]
[y] = [ya]/[yb]
none
Answer: Option
Explanation:
No answer description is available. Let's discuss.

39.
RMS value is always higher than average value.
True
False
Answer: Option
Explanation:
No answer description is available. Let's discuss.

40.
When R and L are connected in parallel, R > |Z|.
True
False
Answer: Option
Explanation:
No answer description is available. Let's discuss.