Electronics and Communication Engineering - Exam Questions Papers - Discussion

Discussion Forum : Exam Questions Papers - Exam Paper 11 (Q.No. 3)
3.
For the circuit shown in the following figure I0-I3 are inputs to the 4:1 multiplexer R(MSB) and S are control bits

The output Z can be represented by
PQ + PQ S + Q R S
P Q + PQ R + P Q S
P Q R + P QR + PQRS + Q R S
PQ R + PQR S + P Q R S + Q R S
Answer: Option
Explanation:

Use this to find solution

Discussion:
Be the first person to comment on this question !

Post your comments here:

Your comments will be displayed after verification.