Electronics and Communication Engineering - Digital Electronics - Discussion


For a NOR SR latch the normal resting state of inputs is

[A]. S = R = 1
[B]. S = 0, R = 1
[C]. S = 0, R = 0
[D]. S = 1, R = 0

Answer: Option C


No answer description available for this question.

Kamlesh Kushwaha said: (Apr 12, 2017)  
Correct answer is B.

Harini said: (Oct 11, 2017)  

Parashu said: (Dec 21, 2017)  
Yes, the Correct answer is B.

Kopada said: (Jan 15, 2018)  
The Correct answer is B.

Ngi said: (May 17, 2019)  
Yes, the Correct answer is B. I too agree.

Tejasri Samala said: (Apr 6, 2020)  
Answer C is correct because they didn't ask the resetting mode.If they have asked resetting mode then Answer B is correct.

In NOR SR Latch the S=0 R=0 acts as normal resting i.e.,it acts as memory whereas in NAND SR Latch S=1,R=1 acts as normal resting mode

Ngi said: (Jun 22, 2020)  
The Correct answer is B.

Vishnu said: (May 9, 2021)  
The answer is correct.

Its restion (no change) not reseting.

Post your comments here:

Name *:

Email   : (optional)

» Your comments will be displayed only after manual approval.