IndiaBIX

Electronic Devices - DC Biasing-FETs

Exercise : DC Biasing-FETs - Filling the Blanks
21.
The controlled variable on the output side of an FET transistor is a ________ level.
current
voltage
resistor
None of the above
Answer: Option
Explanation:
No answer description is available. Let's discuss.
22.
The level of VDS is typically between ________ % and ________ % of VDD.
0, 100
10, 90
25, 75
None of the above
Answer: Option
Explanation:
No answer description is available. Let's discuss.
23.
In a universal JFET bias curve, the vertical scale labeled M is used for finding the solution to the ________ configuration.
fixed-bias
self-bias
voltage-divider
None of the above
Answer: Option
Explanation:
No answer description is available. Let's discuss.
24.
________ must be considered in the total design process.
Dc conditions
Level of amplification
Signal strength
All of the above
Answer: Option
Explanation:
No answer description is available. Let's discuss.
25.
The input controlling variable for an FET transistor is a ________ level.
resistor
current
voltage
All of the above
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers