IndiaBIX

Electronic Devices - DC Biasing-FETs

Exercise : DC Biasing-FETs - Filling the Blanks
6.
The slope of the dc load line in a self-bias configuration is controlled by ________.
VDD
RD
RG
RS
Answer: Option
Explanation:
No answer description is available. Let's discuss.
7.
Specification sheets typically provide ________ for enhancement-type MOSFETs.
the threshold voltage VGS(Th)
a level of drain current ID(on)
an ID(on)
All of the above
Answer: Option
Explanation:
No answer description is available. Let's discuss.
8.
In a JFET, the level of ________ is limited to values between 0 V and –VP.
Answer: Option
Explanation:
No answer description is available. Let's discuss.
9.
When plotting the transfer characteristics, choosing VGS = 0.5VP will result in a drain current level of ________ IDSS.
0
0.25
0.5
1
Answer: Option
Explanation:
No answer description is available. Let's discuss.
10.
The slope of the dc load line in a voltage-divider is controlled by ________.

R1
R2
RS
All of the above
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers