IndiaBIX

Digital Electronics - Integrated-Circuit Logic Families

Exercise : Integrated-Circuit Logic Families - Filling the Blanks
21.
The 74F-Fast TTL integrated-circuit fabrication technique uses reduced interdevice ________ to achieve reduced propagation delays.
noise
resistance
capacitance
inductance
Answer: Option
Explanation:
No answer description is available. Let's discuss.
22.
In a DIP the spacing between pins is typically ________.
5 mils
10 mils
50 mils
100 mils
Answer: Option
Explanation:
No answer description is available. Let's discuss.
23.
________ is about twice as fast as P-MOS.
CMOS
DMOS
MOD
N-MOS
Answer: Option
Explanation:
No answer description is available. Let's discuss.
24.
P-MOS and N-MOS ________.
represent MOSFET devices utilizing either P-channel or N-channel devices exclusively within a given gate
are enhancement-type CMOS devices used to produce a series of high-speed logic known as 74HC
represent positive and negative MOS-type devices that can be operated from differential power supplies and are compatible with operational amplifiers
None of the above are.
Answer: Option
Explanation:
No answer description is available. Let's discuss.
25.
The output stage of a TTL gate is a special design called ________.
multiemitter
totem-pole
MSI
DIP
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers