IndiaBIX

Digital Electronics - Integrated-Circuit Logic Families

Exercise : Integrated-Circuit Logic Families - General Questions
11.
What must be done to interface CMOS to TTL?
A dropping resistor must be used on the CMOS 12 V supply to reduce it to 5 V for the TTL.
As long as the CMOS supply voltage is 5 V, they can be interfaced; however, the fan-out of the CMOS is limited to two TTL gates.
A 5 V Zener diode must be placed across the inputs of the TTL gates in order to protect them from the higher output voltages of the CMOS gates.
The two series cannot be interfaced without the use of special interface buffers designed for that purpose, such as the open-collector buffers.
Answer: Option
Explanation:
No answer description is available. Let's discuss.
12.
What is the static charge that can be stored by your body as you walk across a carpet?
300 volts
3,000 volts
30,000 volts
Over 30,000 volts
Answer: Option
Explanation:
No answer description is available. Let's discuss.
13.

What type of circuit is shown below, and how is the output ordinarily connected?

It is an open-collector gate and is used to drive loads that cannot be connected directly to Vcc due to high noise levels.
It represents an active-LOW inverter and is used in negative logic systems.
It is an open-collector gate. An external load must be connected between the output terminal and an appropriate supply voltage.
Any of the above could be correct, depending on the specific application involved.
Answer: Option
Explanation:
No answer description is available. Let's discuss.
14.

What type of circuit is represented in the given figure, and which statement best describes its operation?

It is a tristate inverter. When the ENABLE input is HIGH, the output is effectively an open circuit—it is neither LOW nor HIGH.
It is a programmable inverter. It can be programmed to function as either an active LOW or an active HIGH inverter.
It is an active LOW buffer, which can be turned on and off by the ENABLE input.
None of the above.
Answer: Option
Explanation:
No answer description is available. Let's discuss.
15.
Which of the following logic families has the highest noise margin?
TTL
LS TTL
CMOS
HCMOS
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers