IndiaBIX

Digital Electronics - Counters - Discussion

Discussion Forum : Counters - General Questions (Q.No. 42)
Counters
42.
In a VHDL retriggerable edge-triggered one-shot, which condition will not exist when a clock edge occurs?
A trigger edge has occurred and we must load the counter.
The counter is zero and we need to keep it at zero.
The shift register is reset.
The counter is not zero and we need to count down by one.
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Discussion:
Be the first person to comment on this question !
Post your comments here:

Your comments will be displayed after verification.

Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers