Digital Electronics - Counters - Discussion

Discussion Forum : Counters - General Questions (Q.No. 44)
44.
Synchronous (parallel) counters eliminate the delay problems encountered with asynchronous (ripple) counters because the:
input clock pulses are applied only to the first and last stages.
input clock pulses are applied only to the last stage.
input clock pulses are applied simultaneously to each stage.
input clock pulses are not used to activate any of the counter stages.
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Discussion:
Be the first person to comment on this question !

Post your comments here:

Your comments will be displayed after verification.