Digital Electronics - Combinational Logic Circuits - Discussion

Discussion Forum : Combinational Logic Circuits - Filling the Blanks (Q.No. 36)
36.
In VHDL, data can be each of the following types except ________.
BIT
BIT_VECTOR
STD_LOGIC
STD_VECTOR
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Discussion:
Be the first person to comment on this question !

Post your comments here:

Your comments will be displayed after verification.