Digital Electronics - Combinational Logic Circuits

Why Digital Electronics Combinational Logic Circuits?

In this section you can learn and practice Digital Electronics Questions based on "Combinational Logic Circuits" and improve your skills in order to face the interview, competitive examination and various entrance test (CAT, GATE, GRE, MAT, Bank Exam, Railway Exam etc.) with full confidence.

Where can I get Digital Electronics Combinational Logic Circuits questions and answers with explanation?

IndiaBIX provides you lots of fully solved Digital Electronics (Combinational Logic Circuits) questions and answers with Explanation. Solved examples with detailed answer description, explanation are given and it would be easy to understand. All students, freshers can download Digital Electronics Combinational Logic Circuits quiz questions with answers as PDF files and eBooks.

Where can I get Digital Electronics Combinational Logic Circuits Interview Questions and Answers (objective type, multiple choice)?

Here you can find objective type Digital Electronics Combinational Logic Circuits questions and answers for interview and entrance examination. Multiple choice and true or false type questions are also provided.

How to solve Digital Electronics Combinational Logic Circuits problems?

You can easily solve all kind of Digital Electronics questions based on Combinational Logic Circuits by practicing the objective type exercises given below, also get shortcut methods to solve Digital Electronics Combinational Logic Circuits problems.

Exercise :: Combinational Logic Circuits - General Questions

1. 

How many 3-line-to-8-line decoders are required for a 1-of-32 decoder?

A. 1
B. 2
C. 4
D. 8

Answer: Option C

Explanation:

No answer description available for this question. Let us discuss.

2. 

Which of the figures shown below represents the exclusive-NOR gate?

A. a
B. b
C. c
D. d

Answer: Option B

Explanation:

No answer description available for this question. Let us discuss.

3. 

Which of the circuits in figure (a to d) is the sum-of-products implementation of figure (e)?

A. a
B. b
C. c
D. d

Answer: Option D

Explanation:

No answer description available for this question. Let us discuss.

4. 

For the device shown here, let all D inputs be LOW, both S inputs be HIGH, and the input be LOW. What is the status of the Y output?

A. LOW
B. HIGH
C. Don't Care
D. Cannot be determined

Answer: Option A

Explanation:

No answer description available for this question. Let us discuss.

5. 

For the device shown here, let all D inputs be LOW, both S inputs be HIGH, and the input be HIGH. What is the status of the Y output?

A. LOW
B. HIGH
C. Don't Care
D. Cannot be determined

Answer: Option A

Explanation:

No answer description available for this question. Let us discuss.