IndiaBIX

Electronics - Sequential Logic Circuits - Discussion

Discussion Forum : Sequential Logic Circuits - General Questions (Q.No. 4)
Sequential Logic Circuits
4.
Synchronous counters eliminate the delay problems encountered with asynchronous (ripple) counters because the:
input clock pulses are applied only to the first and last stages
input clock pulses are applied only to the last stage
input clock pulses are not used to activate any of the counter stages
input clock pulses are applied simultaneously to each stage
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Discussion:
1 comments Page 1 of 1.
Hinpreet kaur said:   10 years ago
Any sequential circuit is said to be synchronous if it is driven by the same clock applied at the same time. Whereas it is asynchronous if there are more than one clocks used or the output of one depends on the input of other and the clock is applied only to any one circuit which triggers the other. So asynchronous counters have delay.
Post your comments here:

Your comments will be displayed after verification.

Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers