Electronics and Communication Engineering - Signals and Systems - Discussion
Discussion Forum : Signals and Systems - Section 2 (Q.No. 24)
24.
For the system in the given figure


Answer: Option
Explanation:
yk has two unit delays and then a multiplier of 0.5 before being fedback.
Discussion:
Be the first person to comment on this question !
Post your comments here:
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers