Electronics and Communication Engineering - Networks Analysis and Synthesis - Discussion
Discussion Forum : Networks Analysis and Synthesis - Section 13 (Q.No. 39)
39.
A series RL circuit is excited by a voltage v(t) = Vm sin (ωt + Φ). The transient current will be zero if
Discussion:
Be the first person to comment on this question !
Post your comments here:
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers