Electronics and Communication Engineering - Electronic Devices and Circuits
Exercise : Electronic Devices and Circuits - Section 17
- Electronic Devices and Circuits - Section 13
- Electronic Devices and Circuits - Section 24
- Electronic Devices and Circuits - Section 23
- Electronic Devices and Circuits - Section 22
- Electronic Devices and Circuits - Section 21
- Electronic Devices and Circuits - Section 20
- Electronic Devices and Circuits - Section 19
- Electronic Devices and Circuits - Section 18
- Electronic Devices and Circuits - Section 17
- Electronic Devices and Circuits - Section 16
- Electronic Devices and Circuits - Section 15
- Electronic Devices and Circuits - Section 14
- Electronic Devices and Circuits - Section 1
- Electronic Devices and Circuits - Section 12
- Electronic Devices and Circuits - Section 11
- Electronic Devices and Circuits - Section 10
- Electronic Devices and Circuits - Section 9
- Electronic Devices and Circuits - Section 8
- Electronic Devices and Circuits - Section 7
- Electronic Devices and Circuits - Section 6
- Electronic Devices and Circuits - Section 5
- Electronic Devices and Circuits - Section 4
- Electronic Devices and Circuits - Section 3
- Electronic Devices and Circuits - Section 2
41.
In C-language f- = 9 is equivalent to
42.
Effective address is calculated by adding or subtracting displacement value to
43.
Typical switching time for ECL is
44.
For the K map of the given figure the simplified Boolean expression is
45.
For a logic family
VOH is the minimum output high level voltage
VOH is the minimum output high level voltage
- VOL is the maximum output low level voltage
- VIH is the minimum acceptable input high level voltage
- VIL is the maximum acceptable input low level voltage
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers