IndiaBIX

Electronics and Communication Engineering - Digital Electronics - Discussion

Discussion Forum : Digital Electronics - Section 13 (Q.No. 7)
Digital Electronics
7.
In a NAND SR latch S = 0, R = 1 then
Q = 0
Q = 1, Q = 0
it is race condition
none of the above
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Discussion:
Be the first person to comment on this question !
Post your comments here:

Your comments will be displayed after verification.

Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers