Discussion :: Digital Electronics - Section 1 (Q.No.21)
- «« Digital Electronics - Section 1
- Digital Electronics - Section 2
- Digital Electronics - Section 3
- Digital Electronics - Section 4
- Digital Electronics - Section 5
- Digital Electronics - Section 6
- Digital Electronics - Section 7
- Digital Electronics - Section 8
- Digital Electronics - Section 9
- «« Digital Electronics - Section 10
- «« Digital Electronics - Section 11
- «« Digital Electronics - Section 12
- «« Digital Electronics - Section 13
- «« Digital Electronics - Section 14
- «« Digital Electronics - Section 15
- «« Digital Electronics - Section 16
- «« Digital Electronics - Section 17
- «« Digital Electronics - Section 18
- «« Digital Electronics - Section 19
- Digital Electronics - Section 20
- Digital Electronics - Section 21
- Digital Electronics - Section 22
- Digital Electronics - Section 23
- Digital Electronics - Section 24
Tharun said: (May 19, 2014) | |
What is inhibit? |
Vinay said: (Aug 16, 2014) | |
When a digital "on" signal is present at a particular input (known as the inhibit input) to the logic circuit, the logical output from the logic circuit is blocked; and when the inhibit input signal is absent, the logical output from the logic circuit is affected only by signals at the remaining inputs. Thus the answer is B. |
Smjr said: (Aug 4, 2016) | |
Is inhibit is the opposite of enable? |
Akshay said: (Sep 21, 2016) | |
Inhibit input is just as the third input to AND gate which is given through not gate as an input so, When inputs are :- A * B * S(bar) = 1 * 1 *0 (bar). Then output will be 1. |
Joemad said: (Sep 24, 2016) | |
It is basically an AND gate which has one of its inputs negated by an inverter. The input which is negated acts to inhibit the gate. Or we can say the gate will behave like an AND gate only when the negated input is set at a logic level '0'. Now we will see this through the circuit symbol and truth table for a four input INHIBIT gate. |
Arjun Krishna Dev said: (Apr 21, 2018) | |
Nice explanation, thanks @Akshay. |
Bingi Sainath said: (Oct 12, 2018) | |
Nice explanations. Thanks all. |
Rabas said: (Apr 1, 2020) | |
Since we are applying logic'0' to NOT gate the input to the AND gate should be logic '1'right. So, here now all the inputs are logic '1' so, how s=0? |
Post your comments here:
Name *:
Email : (optional)
» Your comments will be displayed only after manual approval.