Electronics and Communication Engineering - Analog Electronics

16. 

A clamper

A. adds a dc component to the input signal
B. removes signal voltages above or below a specified value
C. both (a) and (b)
D. either (a) or (b)

Answer: Option C

Explanation:

No answer description available for this question. Let us discuss.

17. 

For holding the drain current constant in spite of large changes in JFET parameters

A. current source bias is used
B. voltage divider bias is used
C. reverse bias is used
D. no bias is used

Answer: Option A

Explanation:

No answer description available for this question. Let us discuss.

18. 

The main disadvantage of a JFET is

A. low gain-bandwidth product
B. high noise level
C. high cost
D. low gain

Answer: Option A

Explanation:

No answer description available for this question. Let us discuss.

19. 

For Q >> 1, the output frequency of LC oscillator is equal to resonant frequency.

A. True
B. False

Answer: Option A

Explanation:

No answer description available for this question. Let us discuss.

20. 

At the peak of negative half cycle in figure

A. diode A is forward biased and diode B is reverse biased
B. both diodes are reverse biased
C. both diodes are forward biased
D. diode A is reverse biased and diode B is forward biased

Answer: Option D

Explanation:

No answer description available for this question. Let us discuss.