Digital Electronics - Shift Registers

Exercise : Shift Registers - Filling the Blanks
1.
Assume a LOW logic level is placed on the SHIFT/LOAD input of a 74195 shift register. The output will change ________.
immediately
if the CLOCK is also LOW
on the next clock leading edge
depending on the J and K inputs
Answer: Option
Explanation:
No answer description is available. Let's discuss.

2.
A type of shift register in which the Q or Q output of one stage is not connected to the input of the next stage is ________.
parallel in/serial out
serial in/parallel out
serial in/serial out
parallel in/parallel out
Answer: Option
Explanation:
No answer description is available. Let's discuss.

3.
A Johnson counter, constructed with N flip-flops, has how many unique states?
N
2N
2N
N2
Answer: Option
Explanation:
No answer description is available. Let's discuss.

4.
A type of shift register that requires access to the Q outputs of all stages is ________.
parallel in/serial out
serial in/parallel out
serial in/serial out
a bidirectional shift register
Answer: Option
Explanation:
No answer description is available. Let's discuss.

5.
An 8-bit serial in/parallel out shift register is clocked at 4 MHz and is used to delay a serial digital signal by 1.25 s. The output that has the proper delay is ________.
QE
QF
QG
QH
Answer: Option
Explanation:
No answer description is available. Let's discuss.