Digital Electronics - Digital Design - Discussion
Discussion Forum : Digital Design - True or False (Q.No. 3)
3.
The input levels to a flip-flop must be maintained for a minimum time period both before and after the edge of the clock signal is applied.
Discussion:
Be the first person to comment on this question !
Post your comments here:
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers