Discussion :: Digital Design - General Questions (Q.No.2)
|Harish said: (Jun 17, 2013)|
|In a digital circuit, sequential elements are constrained by timing parameters like set up and hold time, it is necessary to meet them, if not they will lead to violations and metastable states, so in order to avoid those conditions we use delay gates to meet the requirement in setup and hold time.|
Post your comments here:
Email : (optional)
» Your comments will be displayed only after manual approval.