IndiaBIX

Digital Electronics - Counters

Exercise : Counters - General Questions
81.
After 10 clock cycles, and assuming that the DATA input had returned to 0 following the storage sequence, what values would be stored in Q4, Q3, Q2, Q1, Q0 of the register in Figure 7-5?
0,1,0,1,1
1,1,0,1,0
1,0,1,0,1
0,0,0,0,0
Answer: Option
Explanation:
No answer description is available. Let's discuss.
82.
How many different states does a 2-bit asynchronous counter have?
1
2
4
8
Answer: Option
Explanation:
No answer description is available. Let's discuss.
83.
A 12 MHz clock frequency is applied to a cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10 counter. The lowest output frequency possible is ________.
10 kHz
20 kHz
30 kHz
60 kHz
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers