IndiaBIX

Digital Electronics - Combinational Logic Circuits

Exercise : Combinational Logic Circuits - Filling the Blanks
26.
An 8-bit binary number is input to an odd parity generator. The parity bit will equal 1 only if ________.
the number is odd
the number of 1s in the number is odd
the number is even
the number of 1s in the number is even
Answer: Option
Explanation:
No answer description is available. Let's discuss.
27.
Two 4-bit comparators are cascaded to form an 8-bit comparator. The cascading inputs of the most significant 4 bits should be connected ________.
to the outputs from the least significant 4-bit comparator
to the cascading inputs of the least significant 4-bit comparator
A = B to a logic high, A < b and a > B to a logic low
ground
Answer: Option
Explanation:
No answer description is available. Let's discuss.
28.
When Karnaugh mapping, we must be sure to use the ________ number of loops.
maximum
minimum
median
Karnaugh
Answer: Option
Explanation:
No answer description is available. Let's discuss.
29.
The final output of a POS circuit is generated by ________.
an AND
an OR
a NOR
a NAND
Answer: Option
Explanation:
No answer description is available. Let's discuss.
30.
After each circuit in a subsection of a VHDL program has been ________, they can be combined and the subsection can be tested.
designed
tested
engineered
produced
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers