Digital Electronics - Combinational Logic Circuits

Exercise : Combinational Logic Circuits - General Questions
31.
What will a design engineer do after he/she is satisfied that the design will work?
Put it in a flow chart
Program a chip and test it
Give the design to a technician to verify the design
Perform a vector test
Answer: Option
Explanation:
No answer description is available. Let's discuss.

32.

Based on the indications of probe A in the figure given below, what is wrong, if anything, with the circuit?

The logic probe is unable to determine the state of the circuit at that point and is blinking to alert the technician to the problem.
The output appears to be shorted to Vcc, but is being pulsed by the pulser.
The output appears to be LOW, but is being pulsed by the pulser.
Nothing appears to be wrong at that point.
Answer: Option
Explanation:
No answer description is available. Let's discuss.

33.
What is the indication of a short on the input of a load gate?
Only the output of the defective gate is affected.
There is a signal loss to all gates on the node.
The affected node will be stuck in the LOW state.
There is a signal loss to all gates on the node, and the affected node will be stuck in the LOW state.
Answer: Option
Explanation:
No answer description is available. Let's discuss.

34.
In HDL, LITERALS is/are:
digital systems.
scalars.
binary coded decimals.
a numbering system.
Answer: Option
Explanation:
No answer description is available. Let's discuss.

35.
Which of the following expressions is in the sum-of-products form?
(A + B)(C + D)
(AB)(CD)
AB(CD)
AB + CD
Answer: Option
Explanation:
No answer description is available. Let's discuss.