Computer Science - Digital Computer Electronics - Discussion
Discussion Forum : Digital Computer Electronics - Section 4 (Q.No. 18)
18.
For an input pulse train of clock period T, the delay produced by an n stage shift register is
Discussion:
1 comments Page 1 of 1.
Neeraja said:
4 years ago
PLease explain the answer.
Post your comments here:
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers