IndiaBIX

Electronics and Communication Engineering - Digital Electronics - Discussion

Discussion Forum : Digital Electronics - Section 23 (Q.No. 18)
Digital Electronics
18.
A pulse train can be delayed by a finite number of clock periods by using
serial in-serial out shift register
parallel in serial out shift register
serial in-parallel out shift register
parallel in parallel out shift register
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Discussion:
Be the first person to comment on this question !
Post your comments here:

Your comments will be displayed after verification.

Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers