Electronics and Communication Engineering - Digital Electronics - Discussion
Discussion Forum : Digital Electronics - Section 12 (Q.No. 12)
12.
In a positive edge triggered JK flip flop, J = 1, K = 0 and clock pulse is rising Q will
Discussion:
Be the first person to comment on this question !
Post your comments here:
Quick links
Quantitative Aptitude
Verbal (English)
Reasoning
Programming
Interview
Placement Papers