Electronics and Communication Engineering - Digital Electronics - Discussion

Discussion Forum : Digital Electronics - Section 13 (Q.No. 28)
28.
In a JK master slave flip flop
master is clocked when clock is low
slave is clocked when clock is high
master is clocked when clock is high and slave is clocked when clock is low
master is clocked when clock is low and slave is clocked when clock is high
Answer: Option
Explanation:
No answer description is available. Let's discuss.
Discussion:
Be the first person to comment on this question !

Post your comments here:

Your comments will be displayed after verification.