Digital Electronics - Programmable Logic Device

Exercise : Programmable Logic Device - General Questions
41.
Which is a mode of operation of the GAL16V8?
Simple mode
Complex mode
Registered mode
All of the above
Answer: Option
Explanation:
No answer description is available. Let's discuss.

42.
Which of the following testing procedures uses the JTAG IEEE standard?
Bed-of-nails
Flying probe
EXTEST
Boundary scan
Answer: Option
Explanation:
No answer description is available. Let's discuss.

43.
The macrocells in a PAL/GAL are located ________.
after the programmable AND arrays
ahead of the programmable AND arrays
at the input terminals
at the output terminals
Answer: Option
Explanation:
No answer description is available. Let's discuss.

44.
The content of a simple programmable logic device (PLD) consists of:
fuse-link arrays
thousands of basic logic gates
advanced sequential logic functions
thousands of basic logic gates and advanced sequential logic functions
Answer: Option
Explanation:
No answer description is available. Let's discuss.

45.
Which is a major digital system category?
Standard logic devices
ASICs
Microprocessor/DSP devices
All of the above
Answer: Option
Explanation:
No answer description is available. Let's discuss.