IndiaBIX.com
Arithmetic Aptitude Data Interpretation
Logical Reasoning Verbal Reasoning Non Verbal Reasoning
General Knowledge
Sudoku Number puzzles Missing letters puzzles Logical puzzles Playing cards puzzles Clock puzzles
C Programming C++ Programming C# Programming Java Programming
Microbiology Biochemistry Biotechnology Biochemical Engineering
Civil Engineering Mechanical Engineering Chemical Engineering Networking Database Questions Computer Science Basic Electronics Digital Electronics Electronic Devices Circuit Simulation Electrical Enigneering Engineering Mechanics Technical Drawing
Placement Papers Group Disucssion HR Interview Technical Interview Body Language
Aptitude Test Verbal Ability Test Verbal Reasoning Test Logical Reasoning Test C Programming Test Java Programming Test Data Interpretation Test General Knowledge Test
Data Structures Operating Systems Networking DATABASE Database Basics SQL Server Basics SQL Server Advanced SQL Server 2008 JAVA Core Java Java Basics Advanced Java UNIX Unix File Management Unix Memory Management Unix Process Managemnt C Interview Questions The C Language Basics .NET Interview Questions .NET Framework ADO.NET ASP.NET Software Testing

Companies

Placement Papers - Cisco

@ : Home > Placement Papers > Cisco > View Paper
CISCO PAPER - APTITUDE
Rated : +12 , -16
ome Sample  questions (m.tech.)  tech.--24, apti.--20

1. On cmos power( formula- P=CV*Vf

2. Lowest noise margin in which logic family--
a) TTL   b)  CMOS   c)   biCMOS   d)    all have same

3. If CMOS has tr(rise time)=tf.find Wp/Wn. given beta(n)=2*beta(p)

4. gm of a transistor is proportional to
a)Ic b)Vt c)1/Vt d)none

5. If A and B are given in 2's complement find A-B in decimal.

6. Set up time,hold time ,clock to Q delay time (very important)

7. .3 questions on opamp (transfer function)(2 marks each)

8. 2 questions on sequence detector (2 marks each)

9. Logic function boolean expressions(true/false) (3 question-1 mark each) probabily all false

10. In I/O mapped how do you represent memory(1 mark)    

11. The design of FSM(finite state machine) will--
a)  increase time of design
b)  increase delay
c)  increase power
d)  all of the above

12. K-map minimization

13. Phase locked loop(PLL) 1 question sachin

Like this?   +12   -16



© 2008-2013 by IndiaBIX™ Technologies. All Rights Reserved | Copyright | Terms of Use & Privacy Policy

Contact us: info@indiabix.com     Follow us on twitter!