IndiaBIX.com
Arithmetic Aptitude Data Interpretation
Logical Reasoning Verbal Reasoning Non Verbal Reasoning
General Knowledge
Sudoku Number puzzles Missing letters puzzles Logical puzzles Playing cards puzzles Clock puzzles
C Programming C++ Programming C# Programming Java Programming
Microbiology Biochemistry Biotechnology Biochemical Engineering
Civil Engineering Mechanical Engineering Chemical Engineering Networking Database Questions Computer Science Basic Electronics Digital Electronics Electronic Devices Circuit Simulation Electrical Enigneering Engineering Mechanics Technical Drawing
Placement Papers Group Disucssion HR Interview Technical Interview Body Language
Aptitude Test Verbal Ability Test Verbal Reasoning Test Logical Reasoning Test C Programming Test Java Programming Test Data Interpretation Test General Knowledge Test
Data Structures Operating Systems Networking DATABASE Database Basics SQL Server Basics SQL Server Advanced SQL Server 2008 JAVA Core Java Java Basics Advanced Java UNIX Unix File Management Unix Memory Management Unix Process Managemnt C Interview Questions The C Language Basics .NET Interview Questions .NET Framework ADO.NET ASP.NET Software Testing

Digital Electronics - Integrated-Circuit Logic Families


Exercise

"It takes a very long time to become young."
- Pablo Picasso
1. 

Which of the following logic families has the highest maximum clock frequency?

A. S-TTLB. AS-TTL
C. HS-TTLD. HCMOS

2. 

Why is the fan-out of CMOS gates frequency dependent?

A. Each CMOS input gate has a specific propagation time and this limits the number of different gates that can be connected to the output of a CMOS gate.
B. When the frequency reaches the critical value, the gate will only be capable of delivering 70% of the normal output voltage and consequently the output power will be one-half of normal; this defines the upper operating frequency.
C. The higher the number of gates attached to the output, the more frequently they will have to be serviced, thus reducing the frequency at which each will be serviced with an input signal.
D. The input gates of the FETs are predominantly capacitive, and as the signal frequency increases the capacitive loading also increases, thereby limiting the number of loads that may be attached to the output of the driving gate.

3. 

Logic circuits that are designated as buffers, drivers, or buffer/drivers are designed to have:

A. a greater current/voltage capability than an ordinary logic circuit.
B. greater input current/voltage capability than an ordinary logic circuit.
C. a smaller output current/voltage capability than an ordinary logic.
D. greater input and output current/voltage capability than an ordinary logic circuit.

4. 

Which of the following will not normally be found on a data sheet?

A. Minimum HIGH level output voltage
B. Maximum LOW level output voltage
C. Minimum LOW level output voltage
D. Maximum HIGH level input current

5. 

Which of the following logic families has the shortest propagation delay?

A. S-TTLB. AS-TTL
C. HS-TTLD. HCMOS




© 2008-2013 by IndiaBIX™ Technologies. All Rights Reserved | Copyright | Terms of Use & Privacy Policy

Contact us: info@indiabix.com     Follow us on twitter!