Digital Electronics - Integrated-Circuit Logic Families

Why Digital Electronics Integrated-Circuit Logic Families?

In this section you can learn and practice Digital Electronics Questions based on "Integrated-Circuit Logic Families" and improve your skills in order to face the interview, competitive examination and various entrance test (CAT, GATE, GRE, MAT, Bank Exam, Railway Exam etc.) with full confidence.

Where can I get Digital Electronics Integrated-Circuit Logic Families questions and answers with explanation?

IndiaBIX provides you lots of fully solved Digital Electronics (Integrated-Circuit Logic Families) questions and answers with Explanation. Solved examples with detailed answer description, explanation are given and it would be easy to understand. All students, freshers can download Digital Electronics Integrated-Circuit Logic Families quiz questions with answers as PDF files and eBooks.

Where can I get Digital Electronics Integrated-Circuit Logic Families Interview Questions and Answers (objective type, multiple choice)?

Here you can find objective type Digital Electronics Integrated-Circuit Logic Families questions and answers for interview and entrance examination. Multiple choice and true or false type questions are also provided.

How to solve Digital Electronics Integrated-Circuit Logic Families problems?

You can easily solve all kind of Digital Electronics questions based on Integrated-Circuit Logic Families by practicing the objective type exercises given below, also get shortcut methods to solve Digital Electronics Integrated-Circuit Logic Families problems.

Exercise :: Integrated-Circuit Logic Families - General Questions

1. 

Which of the following logic families has the highest maximum clock frequency?

A. S-TTL
B. AS-TTL
C. HS-TTL
D. HCMOS

Answer: Option B

Explanation:

No answer description available for this question. Let us discuss.

2. 

Why is the fan-out of CMOS gates frequency dependent?

A. Each CMOS input gate has a specific propagation time and this limits the number of different gates that can be connected to the output of a CMOS gate.
B. When the frequency reaches the critical value, the gate will only be capable of delivering 70% of the normal output voltage and consequently the output power will be one-half of normal; this defines the upper operating frequency.
C. The higher the number of gates attached to the output, the more frequently they will have to be serviced, thus reducing the frequency at which each will be serviced with an input signal.
D. The input gates of the FETs are predominantly capacitive, and as the signal frequency increases the capacitive loading also increases, thereby limiting the number of loads that may be attached to the output of the driving gate.

Answer: Option D

Explanation:

No answer description available for this question. Let us discuss.

3. 

Logic circuits that are designated as buffers, drivers, or buffer/drivers are designed to have:

A. a greater current/voltage capability than an ordinary logic circuit.
B. greater input current/voltage capability than an ordinary logic circuit.
C. a smaller output current/voltage capability than an ordinary logic.
D. greater input and output current/voltage capability than an ordinary logic circuit.

Answer: Option A

Explanation:

No answer description available for this question. Let us discuss.

4. 

Which of the following will not normally be found on a data sheet?

A. Minimum HIGH level output voltage
B. Maximum LOW level output voltage
C. Minimum LOW level output voltage
D. Maximum HIGH level input current

Answer: Option C

Explanation:

No answer description available for this question. Let us discuss.

5. 

Which of the following logic families has the shortest propagation delay?

A. S-TTL
B. AS-TTL
C. HS-TTL
D. HCMOS

Answer: Option B

Explanation:

No answer description available for this question. Let us discuss.