Digital Electronics - Flip-Flops
Exercise "You cannot shake hands with a clenched fist."
- Indira Gandhi
19.
Four positive edge-triggered D flip-flops are used to store a 4-bit binary number as shown below. Determine if the circuit is functioning properly, and if not, what might be wrong.
A.
The circuit is functioning properly. B.
Q 2 is incorrect; the flip-flop is probably bad.C.
The input to flip-flop 3 (D 2) is probably wrong; check the source of D 2. D.
A bad connection probably exists between FF-3 and FF-4, causing FF-3 not to reset.
Answer: Option B
Explanation:
No answer description available for this question. Let us discuss .
20.
A 555 operating as a monostable multivibrator has an R1 of 1 M . Determine C1 for a pulse width of 2 s.
Answer: Option A
Explanation:
No answer description available for this question. Let us discuss .
21.
Master-slave J-K flip-flops are called pulse-triggered or level-triggered devices because input data is read during the entire time the clock pulse is at a LOW level.
Answer: Option E
Explanation:
No answer description available for this question. Let us discuss .
22.
Which of the following is correct for a D latch?
A.
The output toggles if one of the inputs is held HIGH. B.
Q output follows the input D when the enable is HIGH.C.
Only one of the inputs can be HIGH at a time. D.
The output complement follows the input when enabled.
Answer: Option B
Explanation:
No answer description available for this question. Let us discuss .
23.
A J-K flip-flop is in a "no change" condition when ________.
A.
J = 1, K = 1 B.
J = 1, K = 0 C.
J = 0, K = 1 D.
J = 0, K = 0
Answer: Option D
Explanation:
No answer description available for this question. Let us discuss .
24.
A correct output is achieved from a master-slave J-K flip-flop only if its inputs are stable while the:
A.
clock is LOW B.
slave is transferring C.
flip-flop is reset D.
clock is HIGH
Answer: Option D
Explanation:
No answer description available for this question. Let us discuss .