Digital Electronics - Counters - Discussion
|
|
|
|
Read more:"Two things are infinite: the universe and human stupidity; and I'm not sure about the universe."
- Albert Einstein
|
| 9. |
Synchronous counters eliminate the delay problems encountered with asynchronous counters because the: |
| [A]. |
input clock pulses are applied only to the first and last stages | | [B]. |
input clock pulses are applied only to the last stage | | [C]. |
input clock pulses are not used to activate any of the counter stages | | [D]. |
input clock pulses are applied simultaneously to each stage |
Answer: Option C
Explanation:
No answer description available for this question.
|
|
Subram.L said:
(Sun, Feb 5, 2012 07:00:07 PM)
|
|
| |
In Synchronous counters, clock is applied simultaneously to all the stages therefore delay time is reduced.
In Asynchronous counter, clock is applied to only first stage & next stage depends on the response of the previous stage that causes delay. |
|
|
