Digital Electronics - Combinational Logic Circuits
|
|
|
|
Exercise"It takes a very long time to become young."
- Pablo Picasso
|
| 46. |
The device shown here is most likely a ________.
|
| A. |
comparator | | B. |
multiplexer | | C. |
demultiplexer | | D. |
parity generator |
Answer: Option E
Explanation:
No answer description available for this question. Let us discuss.
|
| 47. |
The design concept of using building blocks of circuits in a PLD program is called a(n): |
| A. |
hierarchical design. | | B. |
architectural design. | | C. |
digital design. | | D. |
verilog. |
Answer: Option A
Explanation:
No answer description available for this question. Let us discuss.
|
| 48. |
When adding an even parity bit to the code 110010, the result is ________. |
Answer: Option A
Explanation:
No answer description available for this question. Let us discuss.
|
| 49. |
Which of the following combinations of logic gates can decode binary 1101? |
| A. |
One 4-input AND gate | | B. |
One 4-input AND gate, one OR gate | | C. |
One 4-input NAND gate, one inverter | | D. |
One 4-input AND gate, one inverter |
Answer: Option D
Explanation:
No answer description available for this question. Let us discuss.
|
| 50. |
What is the indication of a short to ground in the output of a driving gate? |
| A. |
Only the output of the defective gate is affected. | | B. |
There is a signal loss to all load gates. | | C. |
The node may be stuck in either the HIGH or the LOW state. | | D. |
The affected node will be stuck in the HIGH state. |
Answer: Option D
Explanation:
No answer description available for this question. Let us discuss.
|
|
|
